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The layered semiconductor black phosphorus has at-
tracted attention as a 2D atomic crystal that can be
prepared in ultra-thin layers for operation as field effect
transistors [1–3]. Despite the susceptibility of black phos-
phorus to photo-oxidation [4], improvements to the elec-
tronic quality of black phosphorus devices has culminated
in the observation of the quantum Hall effect [5]. In this
work, we demonstrate the room temperature operation
of a dual gated black phosphorus transistor operating as
a velocity modulated transistor [6], whereby modifica-
tion of hole density distribution within a black phospho-
rus quantum well leads to a two-fold modulation of hole
mobility. Simultaneous modulation of Schottky barrier
resistance leads to a four-fold modulation of transcon-
ductance at a fixed hole density. Our work explicitly
demonstrates the critical role of charge density distri-
bution upon charge carrier transport within 2D atomic
crystals.
Black phosphorus (bP) is an elemental allotrope and
a direct bandgap semiconductor with a puckered, honey-
comb layer structure [7, 8] that can be exfoliated down
to atomic few-layer thickness [1–4, 9, 10]. Although bP
is the most thermodynamically stable allotrope of phos-
phorus, photo-oxidation in the presence of water, oxygen
and visible light is known to degrade bP with a reac-
tion rate that increases as bP layer thickness decreases
[4]. Several materials have been used to encapsulate bP
in order to protect it against photo-oxidation, including
hexagonal boron-nitride [11–13], aluminum oxide [14],
parylene [4], and poly-methylmethacrylate [15]. Recent
works have also shown that 2D hole transport can be
achieved in a single 2D sub-band within an accumulation
layer of many-layer bP [11, 13, 15], effectively combining
2D transport characteristics with the increased chemical
stability of many-layer bP. These advances have culmi-
nated in the observation of the quantum Hall effect in
bP [5]. Nonetheless, further understanding and control
of transconductance, carrier mobility and contact resis-
tance in bP field effect transistors (FETs) is desired.
We report here an experimental investigation of the
transport characteristics of bP FETs with an asymmet-
ric dual gate geometry consisting of top and bottom gate
electrodes. The top gate is found to be effective in modu-
lating the back gate FET transfer characteristics, includ-
ing both field effect mobility and Schottky barrier con-
tact resistance. The mobility modulation effect enables
operation of the dual gate bP FET as a velocity modu-
lated transistor (VMT), first proposed by Sakaki [6] to
overcome the limitation on transistor switching frequency
imposed by the channel transit time of charge carri-
ers. Mobility modulation has since been demonstrated in
GaAs/AlGaAs heterojunctions [16], wide GaAs/AlGaAs
quantum wells [17], silicon-on-insulator FETs [18] and
the LaAlO3/SrTiO3 interface [19]. Room temperature
VMT operation in silicon-on-insulator FETs has been
demonstrated with up to 1.4-fold mobility modulation
[18]. Asymmetric dual-gate bP FETs exhibit a two-fold
mobility modulation at room temperature, and the un-
derlying mechanism is modulation of hole density distri-
bution with the naked bP quantum well channel of the bP
FET, and a resultant modulation of scattering by charged
impurities within the gate oxide, surface roughness, and
other spatially dependent scattering mechanisms. Simul-
taneously, bP FETs exhibit strong Schottky barrier mod-
ulation. First conclusively observed in carbon nanotube
FETs [20], Schottky barrier modulation has recently been
shown to dominate off-state conductance of bP FETs
[21]. The combined effects of mobility modulation and
Schottky barrier modulation of dual-gate bP FETs en-
ables four-fold transconductance modulation at a fixed
carrier density of 4× 1011cm−2.
Nanometer-scale bP crystals were exfoliated using a
polydimethylsiloxane (PDMS) stamp technique in a glove
box environment [15], and transferred to degenerately
doped Si/SiO2 wafers functionalized with hexamethyld-
isilazane (HMDS) layer. The hydrophobic HMDS layer
aids in protecting the freshly cleaved surface of the bP
from water adsorbates on the SiO2 surface, and sup-
presses charge transfer doping that would otherwise lead
to hysteresis and instability in FET characteristics [22].
Further micro-fabrication was performed to define con-
tact electrodes, a top gate structure, and final encap-
sulation. An optical image of a typical bP FET in a
multiple terminal geometry is shown in Fig. 1(a) prior to
top gate fabrication and in Fig. 1(b) after top gate fabri-
cation. The thickness of the bP layer under the top-gate
of the bP FET was determined to be 32 nm by atomic
force microscopy, as shown in Fig. 1(c). A schematic of
the complete bP FET structure is displayed in Fig. 1(d).
Encapsulating the bP layer between an HMDS function-
alized SiO2/Si substrate and an optically opaque gate
stack was found to effectively mitigate degradation due
to photo-oxidation. The I − V characteristics of our bP
FETs were stable over a period of six months.
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FIG. 1. a) Optical image of a bP FET in a multiple terminal
geometry prior to top gate deposition. Scale bar is 20 µm. b)
Optical image of the device shown in b) including top gate
and MMA/PMMA encapsulation. Scale bar is 20 µm. c)
Atomic force microscope (AFM) line scan of a region of bare
bP/Al2O3 of the device in b), with the MMA/PMMA layers
removed. d) Schematic view of a dual gate bP FET with SiO2
back-gate, Al2O3 top gate dielectric, source (S) and drain (D)
contacts, and encapsulating layers of MMA and PMMA.
Quasi-dc charge transport measurements were per-
formed at room temperature. Fig. 2 shows the I − V
characteristics of the device shown in Fig. 1. The mea-
sured two-terminal source-drain current I versus source-
drain bias voltage VSD is plotted in the Fig. 2(a) with 0 V
applied to the top and bottom gates. The linear I−VSD
characteristic indicates ohmic, or quasi-ohmic, behaviour
of the contact electrodes. The two-terminal conductance
G2p as a function of top gate voltage VTG is plotted in
Fig. 2 (b), demonstrating strong conductance modula-
tion consistent with electron conduction and a negligible
hysteresis. Gate leakage currents were recorded simulta-
neously in all of our charge transport experiments, never
exceeding 5% of the source-drain current and generally
being much lower than the source-drain current. The
two-terminal conductance G2p at a constant bias current
of 4 µA as a function of back gate voltage VBG is plot-
ted in Fig. 2 (c) with top gate voltage held at VTG=-4V,
0V and +4V. The room temperature conductance mod-
ulation reaches two orders of magnitude, and there is
minimal hysteresis in conductance as back gate voltage
is swept at a rate of ±1 V/s, which we attribute to the
HMDS functionalization of the oxide layer below the bP.
The threshold voltages for the onset of electron and hole
conduction is modulated by the applied top gate poten-
tial. An increasingly negative top gate voltage results in
increased back gate threshold voltages for both electron
and hole conduction, as expected.
We investigated the dependence of the bP FET con-
ductance as a function of both top and bottom gate volt-
ages. The measured two-point conductance G2p is plot-
ted in Fig. 2(d) as a colour contour versus both VTG
and VBG. An insulating region (dark) is visible in the
contour plot, corresponding to minimal mobile carrier
density within the bP channel. With VBG < 0 V and
VTG < 0 V, both gate potentials induce holes within the
bP to result in strong hole conduction, identified as p / p
in Fig. 2(d). In contrast, with VBG > 0 V and VTG > 0 V,
both gate potentials induce electrons and electron con-
duction is unambiguously observed, identified as n / n.
The top gate voltage can also be used to induce opposite
carrier type to that induced by the bottom gate, identi-
fied as p / n and n / p in Fig. 2(d).
The top gate potential influences the back gate thresh-
old voltage for both hole and electron conduction over a
narrow range -2 V< VTG <2 V, beyond which the top
gate voltage has comparatively little influence upon chan-
nel conductance. The inability of the top gate to induce
electron or hole conduction over the back gate voltage
range -40 V< VBG <-10 V indicates that the charge car-
riers induced by the top gate are of very low mobility
and may to a large extent be localized at charge traps.
The Al2O3 atomic layer deposition process takes place
under strongly oxidative conditions that may be respon-
sible for the introduction of charge traps and scattering
centres at the top bP surface. The asymmetric behaviour
of the asymmetric dual gate bP FET is distinct from the
symmetric behaviour of symmetric dual gate bP FETs
[23].
Self-consistent Schro¨dinger-Poisson calculations com-
bining an effective mass theory for bP and a mean-field
approximation to Coulomb interactions were employed to
gain further insight into the behaviour of the dual gated
bP FET. Effective masses for bulk bP determined by cy-
clotron resonance experiments [24] were used in our cal-
culations. The band diagram and volumetric hole density
with the bP layer are shown in Fig. 3(a) at T=300 K for a
negative back gate voltage and positive top gate voltage
adjusted to induce a total hole density of p = 1012cm−2
and a total electron density n = 1012cm−2. Under these
bias conditions, a p / n junction is formed vertically
within the bP layer, with holes (electrons) confined at
the bottom (top) of the bP. If conduction is strongly sup-
pressed at the top surface due to ALD processing, hole
conduction will dominate. Moreover, the top gate po-
tential is screened by the electrons within the inversion
layer at the top surface, as observed in our experimental
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FIG. 2. a) Source-drain current I as a function of the
source-drain voltage VSD with back gate and top gate bi-
ases of VTG = 0 V VBG = 0 V, indicative of Ohmic contacts.
b) Two-terminal conductance G2p as a function of top gate
voltage VTG at a fixed bottom gate voltage VBG = 0 V. Elec-
tron conduction is observed. c) Two-terminal conductance
G2p versus back gate voltage VBG at three top gate voltages
VTG = −4, 0,+4 V at room temperature. Minimal hysteresis
is observed at the 1 V/s sweep rate used for the back gate po-
tential. d) Two dimensional contour plot of two-terminal con-
ductance G2p versus gate voltages VTG and VBG at T = 77 K,
for the same device.
data with VTG >2 V. The band diagram and volumet-
ric hole density are shown in Fig. 3(b) at T=300 K with
gate voltages adjusted to induce a total hole density of
p = 1012cm−2 and flat bands at the top surface. The
holes are less tightly confined to the bottom of the bP
layer under these conditions. The top gate voltage is no
longer screened by induced electrons, and will therefore
modulate the threshold back gate voltage for the onset
of hole conduction, as observed in our experiments for
-2 V< VTG <2 V. The band diagram and volumetric
hole density with the bP layer are shown in Fig. 3(c) at
T=300 K for negative back gate and top gate voltages
adjusted to induce a total hole density of p = 1012cm−2
distributed symmetrically within the structure. The top
gate potential is screened from influencing the hole den-
sity at the bottom of the bP layer, and the volumetric
hole density extends within the bulk of the bP layer. At
the hole density p = 1012cm−2 used for our calculations,
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FIG. 3. The band diagrams and volumetric charge density
distribution in a 32 nm wide bP quantum well determined by
Schro¨dinger-Poisson calculations at T = 300 K for different
gate bias potentials. a) Asymmetric gate bias inducing a p / n
carrier distribution with p = n = 1012cm−2 and an associated
inversion in carrier type. b) Gate bias inducing p = 1012cm−2
at one bP surface and flat-band conditions at the other. c)
Symmetric gate bias inducing a p / p carrier distribution with
a total hole concentration of p = 1012cm−2, corresponding to
hole accumulation at both bP surfaces.
the Fermi temperature TF = p/(kBm
∗/pih¯2) = 126 K for
holes accumulating within a single 2D sub-band. Analy-
sis of 2D sub-band population reveals that two 2D sub-
bands are substantially populated for the carrier densities
accessed in our calculations, leading to non-degenerate
carrier statistics at room temperature.
The transistor parameters of the bP FET were in-
vestigated in greater detail at T=300 K. Fig. 4 (a)
shows the two-terminal back gate transconductance
gm = ∂ISD/∂VBG plotted versus the mobile hole den-
sity pBG = CBG(VBG−VTh)/e induced by the back gate
voltage, with a threshold voltage VTh that is dependent
upon top gate voltage, and back gate capacitance CBG =
11.5nFcm−2. The top-gate voltage strongly modulates
the back-gate transconductance at fixed hole density.
We measured the 4-point conductance Gxx in our multi-
terminal bP FET. The field effect mobility extracted
from 4-point conductance µ4p = ∂Gxx/∂(CBGVBG) is
plotted in Fig. 4 (b) versus the induced hole density pBG.
At low hole densities pBG < 4× 1011cm−2, the mobil-
ity increases as expected from the onset of percolation
in the vicinity of the conduction threshold. At high hole
densities, pBG > 8 × 1011cm−2, the hole mobility falls
4with increasing carrier density, consistent with surface
roughness scattering [25, 26]. The hole mobility is also
modulated up to two-fold by the top gate voltage, with
maximum mobility reached at VTG = −4V , the most neg-
ative top gate voltage applied in our experiments. From
our Schro¨dinger-Poisson calculations at comparable hole
density, we can infer that a negative top gate potential in-
duces a hole accumulation layer at the top of the bP layer
and that the volumetric hole density is spread through-
out the bP layer. The hole accumulation layer induced at
the top of the bP layer may contribute to the screening
of trapped charge, reducing charged impurity scattering
and enhancing mobility for holes within the bulk of the
bP. The screening of trapped charge and concomitant in-
crease of carrier mobility has been previously observed in
bP by introduction of a graphene layer in close proximity
to the bP layer, by which means significantly enhanced
bP hole mobility has been observed [5].
From the sample geometry and the combined measure-
ment of two-point conductance G2p and four-point con-
ductance Gxx, the contact resistance RC was determined
and is plotted in Fig. 4(c) versus mobile hole density
pBG. As anticipated, the contact resistance to the hole
gas within the bP layer decreases monotonically as the
hole density within the bP layer increases. In addition
to this expected trend, the top-gate potential is found
to be effective at modulating the contact resistance at
fixed hole density. The top gate electrode is ideally place
for efficient electrostatic coupling to the region of carrier
injection from contact electrode to the bP layer, as seen
in Fig. 1. Our measurements of contact resistance is in
accord with the electrostatically gated Schottky barrier
model that has been successfully employed in the study
of carbon nanotubes [20], ultra-thin body silicon FETs
and bP FETs [21] in two-point geometry. Unlike these
previous studies, the effect of charge carrier distribution
upon carrier injection into a low-dimensional FET chan-
nel is directly observed.
The observation of mobility modulation effects in dual
gate bP FETs demonstrates the capacity for bP to func-
tion as a room temperature VMT. Moreover, charge den-
sity distribution is seen to play an important role in the
charge transport properties of 2D atomic crystals. The
exposed surfaces of naked quantum well structures de-
rived from 2D atomic crystals can lead to a strong spatial
dependence of charge carrier scattering rates. In the spe-
cific case of bP, the bandgap range accessible by quantum
confinement is ideal for applications in electronics, ther-
moelectrics and opto-electronics [27]. Band gap tuning of
bP by a giant Stark effect [28] and by hydrostatic pressure
[8, 29] have also been demonstrated, leading to a transi-
tion from direct gap semiconductor to Dirac semimetal
in the extreme limit. The engineering of charge carrier
distribution and confinement by externally applied po-
tentials within thin bP layers adds a new means by which
to tune and design bP quantum well device properties.
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FIG. 4. a) The measured two-terminal back gate transcon-
ductance gm of the device shown in Figs.1 and 2 as a function
of hole density pBG induced by the back gate, at fixed top
gate voltages VTG at T =300 K. A four-fold enhancement of
two-terminal gm is observed as VTG is tuned from 0 V to -4 V.
b) The field effect mobility µ4p of the same device on a log-log
scale versus pBG at fixed top gate voltages at T =300 K. A
two-fold enhancement in mobility is achieved by tuning top
gate potential. c) The contact resistance RC of the same
device versus pBG at fixed top gate voltage. A two-fold mod-
ulation in contact resistance is observed as top gate voltage
is tuned.
METHODS
The bP crystals were 99.998% purity from Smart El-
ements (Vienna, Austria). Nanometer-scale bP crys-
tals were first exfoliated using a polydimethylsiloxane
(PDMS) stamp technique [15]. The exfoliation was per-
formed inside a nitrogen glove box with O2 and H2O
concentration below 5 ppm. The thin bP crystals were
transferred to degenerately doped Si/SiO2 wafers that
were previously dehydrated at T = 150◦ C under vacuum
and functionalized with a hexamethyldisilazane (HMDS)
layer. Electrodes contacting the bP were defined using
standard electron beam lithography (EBL) followed by
5 nm Ti/ 80 nm Au metal deposition. A top gate di-
5electric layer of 25 nm Al2O3 was deposited atop the bP
by atomic layer deposition (ALD) at 150 ◦C through an
EBL defined window. A top gate metal layer was de-
fined by a further EBL step followed by metal deposition
(5nm Ti/ 80 nm Au). A final encapsulation by 300 nm
of copolymer (methyl methacrylate) and 200 nm of poly-
mer (polymethyl methacrylate) was performed at the end
fabrication process.
Charge transport measurements were performed using
quasi-dc excitation with a semiconductor parameter ana-
lyzer and vacuum probe station (P ∼ 10−4 Torr) at room
temperature. A standard ac lock-in measurement tech-
nique was also used to measure FET conductance at a
bias current ISD = 1 µA and a frequency f = 13.013 Hz
at T = 77 K in a liquid nitrogen cryostat. After all
electronic characterization, described further below, the
encapsulating polymer layers were removed with warm
acetone and atomic force microscopy (AFM) was per-
formed within a glove box environment.
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